


Implementation of the Timepix ASIC in the Scalable Readout System

M. Lupberger, K. Desch, J. Kaminski



PII: S0168-9002(16)30423-5
DOI: <http://dx.doi.org/10.1016/j.nima.2016.05.043>
Reference: NIMA58946

To appear in: *Nuclear Inst. and Methods in Physics Research, A*

Received date: 9 February 2016
Revised date: 31 March 2016
Accepted date: 10 May 2016

Cite this article as: M. Lupberger, K. Desch and J. Kaminski, Implementation of the Timepix ASIC in the Scalable Readout System, *Nuclear Inst. and Methods in Physics Research, A*, <http://dx.doi.org/10.1016/j.nima.2016.05.043>

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting galley proof before it is published in its final citable form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Implementation of the Timepix ASIC in the Scalable Readout System

M. Lupberger^{a,*}, K. Desch^a, J. Kaminski^a

^a*Physikalisches Institut, University of Bonn, Germany*

Abstract

We report on the development of electronics hardware, FPGA firmware and software to provide a flexible multi-chip readout of the Timepix ASIC within the framework of the Scalable Readout System (SRS). The system features FPGA-based zero-suppression and the possibility to read out up to 4×8 chips with a single Front End Concentrator (FEC). By operating several FECs in parallel, in principle an arbitrary number of chips can be read out, exploiting the scaling features of SRS. Specifically, we tested the system with a setup consisting of 160 Timepix ASICs, operated as GridPix devices in a large TPC field cage in a 1 T magnetic field at a DESY test beam facility providing an electron beam of up to 6 GeV.

We discuss the design choices, the dedicated hardware components, the FPGA firmware as well as the performance of the system in the test beam.

Keywords: Timepix, SRS, Micro-pattern gaseous detectors, Pixel-TPC, ILC, GridPix

1. Introduction

The Timepix ASIC [1], derived from the Medipix-2 ASIC [2], has been widely used in combination with semiconductor pixel detectors as an X-ray imaging device [3–5]. In addition to this, its application as a pixelised active charge-
 5 sensing anode for gaseous detectors has been studied by several groups [6–8].

*Corresponding author

Email address: lupberger@physik.uni-bonn.de (M. Lupberger)

Download English Version:

<https://daneshyari.com/en/article/8168904>

Download Persian Version:

<https://daneshyari.com/article/8168904>

[Daneshyari.com](https://daneshyari.com)