



Development of planar pixel modules for the ATLAS high luminosity LHC tracker upgrade



P.P. Allport^b, J. Ashby^a, R.L. Bates^a, A. Blue^a, S. Burdin^b, C.M. Buttar^{a,*},
G. Casse^b, P. Dervan^b, K. Doonan^a, D. Forshaw^b, J. Lipp^d, T. McMullen^a, J. Pater^c,
A. Stewart^a, I. Tsurin^b

^a SUPA, School of Physics and Astronomy, University of Glasgow, UK

^b Department of Physics, University of Liverpool, UK

^c School of Physics and Astronomy, University of Manchester, UK

^d The Science and Technology Facilities Council, Rutherford Appleton Laboratory, UK

ARTICLE INFO

Available online 1 July 2014

Keywords:

HL-LHC

Silicon detector

Pixel detector

ATLAS

ABSTRACT

The high-luminosity LHC will present significant challenges for tracking systems. ATLAS is preparing to upgrade the entire tracking system, which will include a significantly larger pixel detector. This paper reports on the development of large area planar detectors for the outer pixel layers and the pixel endcaps. Large area sensors have been fabricated and mounted onto 4 FE-I4 readout ASICs, the so-called quad-modules, and their performance evaluated in the laboratory and testbeam. Results from characterisation of sensors prior to assembly, experience with module assembly, including bump-bonding and results from laboratory and testbeam studies are presented.

© 2014 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/3.0/>).

1. Introduction

The Large Hadron Collider will undergo a series of upgrades over the next decade, increasing both the energy and the luminosity, culminating in the Phase-II upgrade that will deliver an unprecedented instantaneous luminosity of $5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ at an energy of 14 TeV, with the aim of delivering 3000 fb^{-1} to ATLAS over 10 years. The extended LHC running will exceed the lifetime of the current ATLAS tracker. The increase in the instantaneous luminosity will increase the multiplicity of pp interactions from ~ 55 at the Phase-I luminosity to ~ 140 requiring a tracking detector with greater granularity to maintain the occupancy at $\sim 1\%$, which has been shown to give good tracking performance with the current tracker. The integrated luminosity will require the trackers to operate after integrated fluences of $2 \times 10^{16} \text{ MeVn}_{eq} \text{ cm}^{-2}$ at the inner radius. It is proposed to develop and construct a new tracker for ATLAS over the next 10 years [1] ready for the start of Phase-II operation around 2024. The proposed layout is shown in Fig. 1.

This paper focusses on the development of large area pixel modules for the outer barrel layers and forward disks of the pixel system. These areas will be exposed to a maximum integrated fluence of $1.8 \times 10^{15} \text{ MeVn}_{eq} \text{ cm}^{-2}$ and 0.9 MGy [1]. The leading

silicon based technology for this region is n-in-p as it has demonstrated radiation hardness at these levels and can be manufactured at a scale and cost suitable for particle physics experiments. To cope with the increased occupancy the pixel size is reduced from $50 \mu\text{m} \times 400 \mu\text{m}$, as used in the current detector, to $50 \mu\text{m} \times 250 \mu\text{m}$. To minimise material, the active area of the pixel modules should be $\geq 90\%$ and the thickness of the modules should be reduced by thinning the modules i.e. both the sensors and readout ASICs to $150 \mu\text{m}$ or less. The upgraded pixel system will be significantly larger than the current system, increasing in area from 1.7 m^2 to 8.2 m^2 , corresponding to an increase in the number of channels from 80 million to 638 million.

2. Sensor design

The construction of the upgraded pixel system, which has an area about 4 times larger than the current system, requires the yield and cost of pixel sensor production to be optimised. This can be partially addressed by using large area readout ASICs and sensors as this reduces the cost of bump-bonding, which scales approximately with the number of chips processed rather than by the total area. The “quad” sensor is a large area sensor that is compatible with the geometry of the outer barrel layers and forward disks of the upgraded pixel tracker, and is read out with 4 FE-I4 readout ASICs, [2]. It has an active area of $40.4 \text{ mm} \times 34.4 \text{ mm}$ for “test” FE-I4s and

* Corresponding author.

E-mail address: craig.buttar@glasgow.ac.uk (C.M. Buttar).




Fig. 1. The baseline layout of the replacement tracker showing the active areas of silicon detectors arranged on cylinders and disks. The strip system is shown in blue and the pixel system is shown in red. (For interpretation of the references to colour in this figure caption, the reader is referred to the web version of this paper.)

40.4 mm × 34 mm for “production” FE-I4s. As discussed in the introduction, it is important to maximise the active area of the sensor and to avoid inactive regions at the borders of the FE-I4 chips. Long pixels of 450 μm are added to bridge the gap along the long pixel direction. Sets of ganged pixels are used to bridge the gap along the short pixel direction. Two designs of ganged pixels were made for the “test” and “production” FE-I4 chips. The “test” chips have an additional row of test circuits, and extend the length of the FE-I4 by about 100 μm along the short pixel direction, while the “production” chips have had the additional circuitry removed. Depending on the design 4 or 8 pixels were added in the region between the FE-I4s and connected via top metal layer to pixels that are bump-bonded to the FE-I4. This results in an ambiguity in the hit position that will have to be resolved in reconstruction. The sensors have been manufactured on 300 μm thick 10 kΩ cm⁻¹ p-type Si 6” wafers by Micron Semiconductor Ltd.¹ with the segmented side made using a heavily doped n-type implant and p-spray isolation. The wafers contained five quad sensors and eight sensors with a geometry corresponding to a single FE-I4. The layout together with a manufactured wafer is shown in Fig. 2.

The sensor yield has been measured on the wafer based on measuring the current-voltage (I–V) curve. Sensor yields of 97% for quad sensors, based on evaluating 35 devices from 7 wafers, and 78% for single devices, based on evaluating 49 devices from the same 7 wafers, have been achieved, using the criteria that the leakage current measured at 50 V above the depletion voltage (70 V) is less than 1.5 μA and there is no sharp breakdown. The I–V for the quads and single chip sensors from a typical wafer is shown in Fig. 3. On the wafer, the devices are biased via a punchthrough structure. The leakage currents of the quad sensors at 20 °C were measured to be ~ 500 nA at a bias voltage of 100 V, corresponding to ~ 40 nA cm⁻². After assembly into a module, when the pixels are biased through the FE-I4, the current is found to be ~ 100 nA, corresponding to 8 nA cm⁻² and which is comparable to the currents measured for single chip modules of ~ 3 nA cm⁻² [3]. This indicates that the punchthrough bias structure needs to be optimised and a new design was implemented on a later wafer design [4]. As mentioned above, it is important to maximise the active area of the sensor. The guard-ring represents a significant inactive area on the sensor. To investigate if this can be reduced, two guard ring designs were implemented: a standard design with 7 guard rings, corresponding to an inactive edge distance of 450 μm and a design with 5 guard rings, corresponding to an

inactive edge distance of 300 μm. The reduced guard ring design could lead to increased leakage current or lower breakdown voltages, but no difference in the I–V between the two designs was observed.

3. Module assembly

The quad modules were assembled at VTT² where both the FE-I4 and sensor wafers had under bump metallisation, UBM, and PbSn solder bumps deposited. The four FE-I4 chips were then flipped on to the sensor, one at a time, and a tack bond formed. The assembly was then moved to a reflow oven, where the assembly was heated to 260 °C [3]. As discussed in the introduction the target thickness for both the sensor and the FE-I4 is around 150 μm to minimise the material. For the first attempt to assemble a module with a thinned sensor and readout chip, one of the FE-I4 and sensor wafers was back thinned to 200 μm after the UBM and bumps were deposited. The I–V of the sensors was monitored throughout the process and no significant differences were observed between the measured on-wafer I–V curve prior to UBM deposition and after processing and dicing [3].

Power and data connections were made via a hybrid flex supplied by the University of Bonn that was glued to the rear of the sensor and wire bond connections made between the hybrid and the FE-I4. The assembly was then mounted on a PCB and the end of the flex connected to the PCB via wire bonds, as shown in Fig. 4. The assembly was then operated using the USBpix readout system. This provides the control sequences required to configure and readout the FE-I4 and a switch on the PCB allowed each chip to be characterised. A chip was tuned to a threshold of 3200 e and 1600 e. Tuning to 1600 e with a bias of 100 V applied, gave a measured threshold of 1645 e with a standard deviation of 32 e, and a noise of 133 e, comparable to that measured for single chip modules [3]. The noise map and distribution are shown in Fig. 5. The bump yield of the thinned module was evaluated by comparing the noise distribution after tuning with and without bias applied. The channels for which the noise does not decrease when the bias is applied are assumed to be disconnected. A large fraction of channels around the edge of the module were found to be disconnected, giving a bond yield of around 75%. This has been attributed to the bowing of the FE-I4 die during the reflow process when bump bonding. Similar bond yields were found with single chip modules [3].

3.1. Bump-bonding for thinned module assembly

The difficulties of low bump-bonding yield when manufacturing modules using thinned readout wafers are well known. Thinned devices have been made by IZM for the ATLAS IBL project using a support wafer and laser release method [5], but this process is not optimal for the large production required for the outer barrel and forward disk modules. An alternative method to address the issue of the bowing of the FE-I4 during solder based bump bonding is being investigated with Cea-Leti.³ After deposition of a TiCu UBM and Cu micro-pillars with SAC solder bumps, the FE-I4 wafer will be thinned and a compensating layer will be deposited on the rear of the chip. This thin layer compensates for the bowing of the chip due to the mismatch in the coefficient of thermal expansion between the elements of the CMOS circuitry: metal, oxide and passivation layers, and the bulk silicon when undergoing high temperature processing such as solder based bump bonding. In addition to

¹ Micron Semiconductor Ltd., www.micronsemiconductor.co.uk.

² VTT Technical Research Centre of Finland, <http://www.vtt.fi>.

³ Cea-Leti, <http://www.leti.fr>.

Download English Version:

<https://daneshyari.com/en/article/8175442>

Download Persian Version:

<https://daneshyari.com/article/8175442>

[Daneshyari.com](https://daneshyari.com)