

Available online at www.sciencedirect.com



Applied Surface Science 239 (2005) 464-469



www.elsevier.com/locate/apsusc

Photoemission study of interfacial reactions during annealing of ultrathin yttrium on $SiO_2/Si(1 \ 0 \ 0)$

Z.M. Wang^{a,*}, J.X. Wu^a, Q. Fang^b, J.-Y. Zhang^a

^aStructure Research Laboratory, University of Science and Technology of China, Hefei 230026, PR China ^bElectronic and Electrical Engineering, University College London, Torrington Place, London WC1E 7JE, UK

> Accepted 7 June 2004 Available online 25 September 2004

Abstract

X-ray photoelectron spectroscopy (XPS), ultraviolet photoelectron spectroscopy (UPS) and work-function measurements have been used to investigate the $Y/SiO_2/Si(1 \ 0 \ 0)$ interfaces in situ as a function of annealing temperature. The results show that yttrium is very reactive with SiO₂ and can react with SiO₂ to form Y silicate and Y₂O₃ even at room temperature. Annealing leads to the continual growth of the Y silicate. Two distinctive reaction mechanisms are suggested for the annealing processes below and above 600 K. The reaction between metallic yttrium and SiO₂ dominates the annealing processes below 600 K, while at annealing temperatures above 600 K, a reaction between the new-formed Y₂O₃ and SiO₂ becomes dominant. No Y silicide is formed during Y deposition and subsequent annealing processes. UPS valence-band spectra indicate the silicate layer is formed at the top surface. After 1050 K annealing, a Y-silicate/SiO₂/Si structure free of Y₂O₃ is finally formed. © 2004 Elsevier B.V. All rights reserved.

PACS: 79.60.Jv; 77.55.+f; 68.35.Fx

Keywords: Photoelectron spectroscopy; Surface and interface; Annealing; Yttrium; High dielectric constant

1. Introduction

In recent years, high dielectric constant (high-k) metal oxides and silicates have been widely investigated as potential replacements for SiO₂ as the gate dielectric material in future complementary metal– oxide–semiconductor (CMOS) devices [1]. Besides a suitable dielectric constant, a SiO₂-like high quality interface with silicon is needed for a successful gate dielectric [1,2]. However, most of the reported high-k

*Corresponding author. Tel.: +86-551-3606345;

fax: +86-551-3602803.

materials present higher midgap interface state densities ($\sim 10^{11}$ to 10^{12} cm⁻²) with Si than SiO₂ ($\sim 2 \times 10^{10}$ cm⁻²) [1,2]. It is therefore preferred to have several monolayers of SiO₂ serving as a low-defectdensity buffer layer between the high-*k* dielectric film and the silicon substrate [2].

There have been many previous studies on the interactions between SiO_2 thin layers and metal overlayers [3–6]. The purpose of early studies is to find suitable gate materials in the MOS structures [3,4]. The recent work of Lee et al. suggests that studies on metal/SiO₂ interactions are also very helpful for understanding the interface formation at the initial stage of the high-*k* film deposition [5,6]. Y₂O₃ and

E-mail address: wzumin@mail.ustc.edu.cn (Z.M. Wang).

^{0169-4332/\$ –} see front matter O 2004 Elsevier B.V. All rights reserved. doi:10.1016/j.apsusc.2004.06.024

yttrium silicate are attractive high-k candidates because of their moderately high dielectric constants, high conduction band offsets and thermodynamically stability on silicon [7–10]. In this work, we investigated the Y/SiO₂/Si interfaces as a function of annealing temperature under ultrahigh vacuum (UHV). The interfacial reactions were monitored in situ at different annealing temperatures by using X-ray photoelectron spectroscopy (XPS), ultraviolet photoelectron spectroscopy (UPS) and work-function measurements. It is found that the Y overlayer can react with SiO₂ at room temperature, forming Y silicate and Y₂O₃. Annealing leads to the continual growth of the silicate. At temperatures above 600 K, the amount of Y₂O₃ decreases with annealing temperature. A Y-silicate/ SiO_2/Si structure free of Y_2O_3 is finally formed after 1050 K annealing.

2. Experimental details

The experiments were carried out in an ESCA-LAB MK II system with a base pressure of 2 \times 10^{-10} mbar. The n-type Si(1 0 0) substrate covered by a native SiO₂ layer was annealed at 1100 K for several cycles by using resistive heating to remove the contaminants. The surface cleanliness was assessed by the disappearance of the C 1s core-level emission. The yttrium film was deposited onto the oxide surface at room temperature by evaporating yttrium from a well-outgassed tungsten basket. Without leaving the UHV, the sample was transferred into the analysis chamber, where it was subsequently annealed and in situ analyzed at increasing annealing temperature. The annealing temperature was estimated by the heating current according to a current-temperature calibration curve and the annealing time at each temperature was 15 min. UPS spectra were taken using a He I line (hv = 21.2 eV), and a Mg K α radiation source (hv = 1253.6 eV) was used in XPS measurements. Photoelectrons were collected at an emission angle of 15° with respect to the surface normal. The analyzer is in the constant resolution mode, at a pass energy of 5 eV for UPS and 20 eV for XPS. Absolute values of the work function were calculated from the width of the UPS curves (samples bias = -5 V), with an accuracy of ±0.1 eV.

3. Results and discussion

Figs. 1 and 2 illustrate the spectral evolution of the Si 2p and O 1s core levels after Y deposition and subsequent annealing at different temperatures, respectively. Both the Si 2p and O 1s spectra were normalized with same height to show the variations of the line shapes. The Si 2p spectrum of the clean $SiO_2/$ Si surface can be fitted by four features with binding energies of 99.8, 100.7, 102.0 and 104.1 eV (shown at the bottom of Fig. 1). The main peak at 99.8 eV is due to the underlying Si substrate and the feature at 104.1 eV is typical of SiO₂. The other two small features can be attributed to Si^{1+} and Si^{2+} arising from the SiO₂/Si interface. The energy separation of 4.3 eV between metallic Si 2p and Si⁴⁺ 2p is consistent with the reported value [2]. The area ratio between the Si 2p core levels of Si⁰ and SiO₂ is 2.9, which can be used to estimate the thickness of the SiO₂ overlayer [11]. The oxide thickness was estimated to be about 16 Å, by assuming that the



Fig. 1. Si 2p core-level photoelectron spectra obtained from the clean, Y-covered and subsequently annealed $SiO_2/Si(1 \ 0 \ 0)$ surface.

Download English Version:

https://daneshyari.com/en/article/9567766

Download Persian Version:

https://daneshyari.com/article/9567766

Daneshyari.com