

Chaos computing: experimental realization of NOR gate using a simple chaotic circuit

K. Murali ^{a,*}, Sudeshna Sinha ^b, I. Raja Mohamed ^c

^a *Physics Division, A.C. College of Technology, Anna University, Chennai 600 025, India*

^b *Institute of Mathematical Sciences, C.I.T. Campus, Taramani, Chennai 600 113, India*

^c *Department of Physics, Crescent Engineering College, Chennai 600 046, India*

Received 15 March 2004; received in revised form 1 February 2005; accepted 28 February 2005

Available online 8 March 2005

Communicated by A.R. Bishop

Abstract

We report the experimental realization of a simple threshold controller, which clips chaotic dynamics to periods of different orders, in a continuous-time simple analog simulation type chaotic circuit. Further we use this technique to implement the fundamental NOR gate, thus providing a proof-of-principle experiment to demonstrate the universal computing capability to chaotic circuits. The advantage of this particular realization is that it may be simply implemented with monolithic integrated circuits for low-voltage or low-power applications, and thus is of considerable practical significance.

© 2005 Elsevier B.V. All rights reserved.

1. Introduction

In recent times there has been a new theoretical direction in harnessing the richness of chaos, namely, the exploitation of chaos to do flexible computations [1–5]. The aim is to use a single chaotic element to emulate different logic gates and perform different arithmetic tasks, and further have the ability to switch easily between the different operational roles.

Such a computing unit may then allow a more dynamic computer architecture and serve as ingredients of a general-purpose device more flexible than statically wired hardware.

In this Letter, we will first discuss the experimental realization of a threshold controller that clips the chaos into a simple ordered phenomenon. Then using this control method we will go on to experimentally demonstrate a new and simpler version of the chaos computing scheme [6–8] by directly implementing the fundamental NOR gate with a continuous-time simple analog simulation type chaotic circuit [9,10]. The advantage of this circuit configuration is that, it can be

* Corresponding author.

E-mail addresses: kmurali@annauniv.edu (K. Murali), sudeshna@imsc.res.in (S. Sinha).

Download English Version:

<https://daneshyari.com/en/article/9868222>

Download Persian Version:

<https://daneshyari.com/article/9868222>

[Daneshyari.com](https://daneshyari.com)