Article ID Journal Published Year Pages File Type
10411588 Solid-State Electronics 2016 6 Pages PDF
Abstract
A novel way to realize UTB GeOI substrates, where the high quality surface layers of Smart-Cut™ GeOI is utilized for UTB structure through a layer transfer technology by direct wafer bonding and a GeOI thinning process by the combination of RIE and thermal oxidation, is proposed and demonstrated. The physical properties of the proposed GeOI are systematically evaluated with the thickness down to around 10 nm. The proposed GeOI fabricated and thinned by the present method exhibits better crystal quality than the original one, with preserving the good GeOI thickness uniformity down to the UTB region. The electrical properties of the GeOI structures are also examined by using GeOI pMOSFETs, which are realized with the GeOI thickness down to 11 nm. It is found that the hole mobility of the flipped GeOI is higher at a given GeOI thickness than that of the original GeOI.
Related Topics
Physical Sciences and Engineering Engineering Electrical and Electronic Engineering
Authors
, , , , ,