Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
10411929 | Solid-State Electronics | 2005 | 5 Pages |
Abstract
This paper investigates the aggressive scaling of a dual-bit split-gate memory device based on nitride storage. Devices operating with very short storage area lengths of less than 10Â nm are demonstrated. Using a optimized erase scheme, the erase performance is drastically enhanced as the storage area is scaled down. It is shown that this device allows for very aggressive scaling without having the main problems associated with the two bits interference as seen in other concepts.
Keywords
Related Topics
Physical Sciences and Engineering
Engineering
Electrical and Electronic Engineering
Authors
L. Breuil, L. Haspeslagh, M. Lorenzini, J. De Vos, J. Van Houdt,