Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
1671348 | Thin Solid Films | 2010 | 4 Pages |
Abstract
SiGe-on-insulator (SGOI) substrates with different Ge fractions (Ge%) were fabricated using Ge condensation technique. High acceptor concentration (NA) in SGOI layer and interface-trap density (Dit) at SGOI/buried oxide (BOX) interface were found by using back-gate metal-oxide-semiconductor field-effect transistor method. For the reduction of high NA and Dit, Al deposition and the subsequent post-deposition annealing (Al-PDA) were carried out. As a comparison, a forming gas annealing (FGA) was also performed in H2 ambient. It was found that both Al-PDA and FGA effectively reduced NA and Dit for low-Ge% SGOI. However, with an increase in Ge%, FGA became less effective while Al-PDA was very effective for the reduction of NA and Dit.
Related Topics
Physical Sciences and Engineering
Materials Science
Nanotechnology
Authors
Haigui Yang, Dong Wang, Hiroshi Nakashima, Kana Hirayama, Satoshi Kojima, Shogo Ikeura,