Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
724821 | Journal of Electrostatics | 2006 | 10 Pages |
Abstract
In this paper, we propose new circuit design options for increasing the “effective” failure voltage (Vt2) of both NMOS and PMOS output buffer transistors, thereby helping to protect these fragile devices. Using experimental data, device and circuit simulations, we demonstrate how placing a series resistor and either a bias circuit for the buffer gates or secondary ESD diodes may significantly increase Vt2.
Keywords
Related Topics
Physical Sciences and Engineering
Engineering
Electrical and Electronic Engineering
Authors
Michael G. Khazhinsky, James W. Miller, Michael Stockinger, James C. Weldon,