Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
749162 | Solid-State Electronics | 2008 | 7 Pages |
Abstract
We have successfully integrated 2Â Mb arrays with SiO2/Al2O3 stacks as inter-poly dielectric (IPD) fabricated in a proven 130Â nm embedded Flash technology. Gate stack write/erase high voltages (HV) can be reduced by 3Â V. Write/erase distributions show evidence of bit pinning which can be explained by barrier lowering along Al2O3 grain boundaries. Reliability assessment of the 2Â Mb array reveals promising data retention and cycle endurance, indicating the absence of charge trapping in the high-k IPD. Despite several integration issues, these results demonstrate the high potential of Al2O3 IPDs in embedded Flash technologies.
Keywords
Related Topics
Physical Sciences and Engineering
Engineering
Electrical and Electronic Engineering
Authors
R. Kakoschke, L. Pescini, J.R. Power, K. van der Zanden, E.-O. Andersen, Y. Gong, R. Allinger,