Article ID Journal Published Year Pages File Type
753208 Solid-State Electronics 2010 5 Pages PDF
Abstract

The modified charge-pumping (CP) techniques were applied to characterize the trap distribution as well as its related reliability problems for MOSFETs with HfO2/LaOx and HfO2/AlOx high-κ gate stacks. It is found that the positive bias temperature (PBT) and negative bias temperature (NBT) stresses would cause different kinds of traps generated at different locations. The negative bias causes even more damage than positive bias on nMOS devices. The generation of Nit caused by BT stress is uniform through whole channel, no matter positive bias or negative bias. The generation of border trap (Nbt) caused by NBT stress is much more and deeper than that caused by PBT one.

Related Topics
Physical Sciences and Engineering Engineering Electrical and Electronic Engineering
Authors
, , , ,