Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
865421 | Tsinghua Science & Technology | 2010 | 7 Pages |
Abstract
This paper describes a 12-bit 40-MS/s and 8-bit 80-MS/s dual-mode low power pipelined analog-to-digital converter (ADC). An improved multiplying digital-to-analog converter is used to provide the dual-mode operation. A pre-charged fast power-on switched operational amplifier is used to reduce the power consumption of the pipelined ADC to 28.98 mW/32.74 mW at 40 MHz/80 MHz sampling rates. The ADC was designed in a 1.8-V 1P6M 0.18-μm CMOS process. Simulations indicate that the ADC exhibits a spurious free dynamic range of 90.24 dB/58.33 dB and signal-to-noise-and-distortion ratio of 73.81 dB/47.85 dB at 40 MHz/80 MHz sampling frequencies for a 19-MHz input sinusoidal signal.
Keywords
Related Topics
Physical Sciences and Engineering
Engineering
Engineering (General)
Authors
Qi (é ç¦), Dandan (é©ä¸¹ä¸¹), Huazhong (æ¨åä¸),