Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
10343012 | Microprocessors and Microsystems | 2014 | 10 Pages |
Abstract
In this work we present a full and complete evaluation of a very large multiplication scheme in custom hardware. We designed a novel architecture to realize a million-bit multiplication scheme based on the Schönhage-Strassen Algorithm. We constructed our scheme using Number Theoretical Transform (NTT). The construction makes use of an innovative cache architecture along with processing elements customized to match the computation and access patterns of the NTT-based recursive multiplication algorithm. We realized our architecture with Verilog and using a 90Â nm TSMC library, we could get a maximum clock frequency of 666Â MHz. With this frequency, our architecture is able to compute the product of two million-bit integers in 7.74Â ms. Our data shows that the performance of our design matches that of previously reported software implementations on a high-end 3Â GHz Intel Xeon processor, while requiring only a tiny fraction of the area.1
Keywords
Related Topics
Physical Sciences and Engineering
Computer Science
Computer Networks and Communications
Authors
Yarkın Doröz, Erdinç Ãztürk, Berk Sunar,