An effective two-pattern test generator for Arithmetic BIST

Built-In Self Test (BIST) techniques perform test pattern generation and response verification operations on-chip. In Arithmetic BIST, modules that commonly exist in datapaths (accumulators, counters, etc.) are utilized to perform the above-mentioned operations. In order to detect faults that occur into current CMOS circuits, two-pattern tests are required. Furthermore, delay testing, commonly used to assure correct temporal circuit operation at clock speed requires two-pattern tests. In this paper a novel two-pattern test generator for Arithmetic BIST is presented. Its hardware implementation compares favorably to the techniques that have been presented in the literature. Application of the proposed scheme for the two-pattern testing of ROM modules revealed that the testing of small-to-medium size ROMs is completed within reasonable time and with negligible hardware overhead.

Graphical abstractFigure optionsDownload full-size imageDownload as PowerPoint slideHighlights► We provide a novel algorithm for the generation of two-pattern tests. ► The algorithm implements in hardware with modules existing in data paths. ► The implementation compares favorably to previous techniques. ► Testing of ROMs can complete within reasonable time with negligible hardware.