An induction machine and power electronic test system on a field-programmable gate array

•We present induction machine model for FPGA simulation, suitable for Hardware-In-the-Loop tests.•We present a novel variable parameter and variable topology FPGA circuit simulation solver.•We also present other available motor (PMSM and SRM) on FPGA.•All models and solvers are made in IEEE floating-point format and a unique FPGA bitstream is required.

This paper presents a field-programmable gate array (FPGA) test system composed of an induction machine, configurable as a doubly-fed induction machine or squirrel-cage induction machine, with power electronic converter models suitable for virtual motor drive control development and testing. The IM model is designed so that all parameters can be modified online without stopping the simulation. The power electronic part is customizable using a variable topology FPGA solver called Electric Hardware Solver (eHS). Permanent magnet synchronous machine and switched reluctance motor drive FPGA models are also discussed. The system is designed for fast design iteration process by allowing circuit and parameter modification using a unique bitstream. The system allows control engineers to validate production controllers in real-time, using virtual motor drives. The paper also briefly explains permanent magnet synchronous motor drives and switched reluctance motor drive implementations on FPGA.