Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
536798 | Signal Processing: Image Communication | 2016 | 13 Pages |
•The pipelined method in and between macro blocks accelerates the encoding speed.•All 4×4 mode formula sharing method allows 16-pixel and 9-mode parallelism.•Streamlined reconstruction method optimizes the computational redundancy.•CAVLC encoder with three parallel units improves entropy coding speed significantly.
This paper presents a high-performance encoder for H.264/AVC intra prediction. Due to long data dependency loop of intra 4×4 prediction and complex algorithms, improving encoding speed turns into a stumbling block we have to face. To solve this problem, we first propose a pipelined method in and between macro blocks with new block processing order to accelerate the encoding speed. Benefiting from the pipelined method, reconstructed pixels of up-right blocks are available for two blocks in a macro block which could not take advantage of reconstructed pixels of up-right blocks in JM. So diagonal down left mode and vertical left mode are effective for these two blocks, which ultimately achieves a better bit-rate. Secondly, all 4×4 mode formula sharing method is proposed to reduce the redundancy of predicting formulas. Thirdly, streamlined reconstruction method is applied to improve the performance of reconstruction. CAVLC encoder with three parallel units is proposed to improve entropy coding speed significantly. As a result, it takes 268 cycles to encode a macro block. The experimental results indicate that synthesized into a 0.18 µm CMOS cell library, the new architecture only requires about 238K gates and it is able to encode 1080pHD video sequences at 30 frames per second (fps), at the operating frequency of 56 MHz.
Graphical abstractFigure optionsDownload full-size imageDownload as PowerPoint slide