Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
6893794 | Engineering Science and Technology, an International Journal | 2017 | 6 Pages |
Abstract
Algorithm of cubic computation and its VLSI implementation is described in this paper through 'Vedic mathematics' formulae. An N-bit cubic implementation circuit was structured into two cubic subgroups (bit length = N2 or lesser), multiplier and adder. VLSI aspects such as propagation delay and dynamic power consumption of such circuitry were lessened down notably by reducing the number of partial products. Designs implementation and estimation of performance parameters: delay and power consumption were figured out by spice spectre with 90 nm CMOS technology. The estimated values for propagation delay and power consumption of the reported 8-bit cubic circuitry were â¼5.5 ns and â¼2.6 mW respectively. Propagation delay has been enhanced by â¼12% and power consumption dropped down by â¼22% in comparison to its counterpart (traditional architecture).
Keywords
Related Topics
Physical Sciences and Engineering
Computer Science
Computer Science (General)
Authors
Deepak Kumar, Prabir Saha, Anup Dandapat,