Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
9660582 | Computers & Electrical Engineering | 2005 | 21 Pages |
Abstract
Property specification languages and ABV (assertion-based verification) driven by simulation are being recognized by many as essential for verification of today's increasingly complex designs. In addition, there are few mature approaches that concentrate on improving assertion integration with high-level designs modeled in SystemC. This paper discusses the issues faced within SystemC environments to incorporate PSL (property specification language) assertions. It also proposes an automatic solution that enhances SOC (system on chip) SLD (system level design) flow with PSL assertions embedded into SystemC designs.
Related Topics
Physical Sciences and Engineering
Computer Science
Computer Networks and Communications
Authors
Younes Lahbib, Romain Kamdem, Mohamed-lyes Benalycherif, Rached Tourki,