Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
541591 | Microelectronics Journal | 2014 | 6 Pages |
Abstract
3T1D cell has been stated as a valid alternative to be implemented on L1 memory cache to substitute 6T, highly affected by device variability as technology dimensions are reduced. In this work, we have shown that 22 nm 3T1D memory cells present significant tolerance to high levels of device parameter fluctuation. Moreover, we have observed that when variability is considered the write access transistor becomes a significant detrimental element on the 3T1D cell performance. Furthermore, resizing and temperature control have been presented as some valid strategies in order to mitigate the 3T1D cell variability.
Keywords
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
E. Amat, C.G. Almudéver, N. Aymerich, R. Canal, A. Rubio,