Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
6946277 | Microelectronics Reliability | 2016 | 11 Pages |
Abstract
The study aims at evaluation of the steady-state heat dissipation capability of a high-density through silicon via (TSV)-based three-dimensional (3D) IC packaging technology (briefly termed 3D TSV IC packaging) designed for CMOS image sensing under natural convection through finite element analysis (FEA) and thermal experiments. To enhance modeling and computational efficiency, an effective approach based on FEA incorporating a 3D unit-cell model is proposed for macroscopically and thermally simulating the heterogeneous TSV chips. The developed effective thermal conductivities are compared against those obtained from a rule-of-mixture technique. In addition, the proposed numerical models are validated by comparison with two experiments. Besides, the uncertainties in the input chip power from the specific power supply and in the measured chip junction temperature by the thermal test die are evaluated. Finally, a design guideline for improved thermal performance is provided through parametric thermal study.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
Hsien-Chie Cheng, Tzu-Chin Huang, Po-Wen Hwang, Wen-Hwa Chen,