Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
6946605 | Microelectronics Reliability | 2015 | 5 Pages |
Abstract
This work investigates the effects of temperature and voltage scaling in neutron-induced bit-flip in SRAM memory cells. Proposed approach allows determining the critical charge according to the dynamic behavior of the temperature as a function of the voltage scaling. Experimental results show that both temperature and voltage scaling can increase in at least two times the susceptibility of SRAM cells to soft error rate (SER). In addition, a model for electrical simulation for soft error and different voltages was described to investigate the effects observed in the practical neutron irradiation experiments. Results can guide designers to predict soft error effects during the lifetime of SRAM-based devices considering different power supply modes.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
F.R. Rosa, R.M. Brum, G. Wirth, F. Kastensmidt, L. Ost, R. Reis,