Catastrophic flip-chip failures at thermal cycles caused by micro-cracks in passivation layer, present only in the spacing between minimum width stripes of last metal level

The implemented solution was minimum metal 4 stripes widening. The devices with new layout were submitted to thermal cycles stress, resulting in zero failures (up to 500 cycles), versus 30% of failure rate (after 100 cycles) of first layout version.