Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
9672155 | Microelectronics Reliability | 2005 | 4 Pages |
Abstract
The impact of static (DC) and dynamic (AC) degradation on SOI “smart-cut” floating body MOSFETs, was investigated by means of deep level transient spectroscopy (DLTS). The study was based on drain current signal recording, immediately after the transistor transition from OFF- to ON-state. In order to isolate the activity of capture/emission carrier mechanisms, undesirable parasitic effects such as drain current overshoot were suppressed by appropriately biasing the transistor substrates. Under DC degradation regime, DLTS spectra disclosed that carrier capture/emission process occurred through discrete traps governed by thermally activated mechanisms. Furthermore, polarization phenomena emerged. Under AC degradation regime, although the existence of interface states in Si-SiO2 interface was dominant, the revelation of shallow traps in low temperature domain was also monitored.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
M.A. Exarchos, G.J. Papaioannou, J. Jomaah, F. Balestra,