Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
10363502 | Integration, the VLSI Journal | 2005 | 19 Pages |
Abstract
A quaternary systolic product-sum computation circuit for GF((22)m) using voltage-mode vMOSFETs is presented. The design is composed of four basic cells connected in a pipelined fashion. Each basic cell is composed of 2 Galois field adders, 2 Galois field multipliers, and 7 flip-flops. The circuit was simulated using Affirma Analog Circuit Design Environment tool supplied by Cadence, and it has shown to perform correctly. The quaternary circuit for GF((22)2) shows a significant amount of savings in both transistor count and number of connections compared to the one that uses the binary field GF(24).
Keywords
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
Nabil Abu-Khader, Pepe Siy,