Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
4970739 | Integration, the VLSI Journal | 2017 | 13 Pages |
Abstract
Clock networks are required to be constructed with adequate safety margins in the skew constraints to operate correctly even under the influence of variations. In this work, a scalable clock scheduler is developed to drive a synthesis framework that constructs useful skew clock trees with large safety margins that are tailored to the tree topology. Sequential elements are clustered early in the topology, if it is impossible provide adequate robustness to variations using only safety margins. Compared to earlier studies, the proposed framework performs the clock scheduling one to two orders of magnitude faster and improves yield and capacitive cost on several synthesized circuits.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
Rickard Ewetz, Cheng-Kok Koh,