Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
538707 | Integration, the VLSI Journal | 2007 | 17 Pages |
Abstract
This paper presents a design of systolic array architectures for 1-D and 2-D finite impulse response adaptive filters. The design is based on the delayed least mean squares algorithm (DLMS). Two designs have been proposed and their performance is analyzed in terms of speed up, adaptation delay and throughput. The second realization results in a lowest critical period equal to one multiply operation time and a higher throughput. Unlike the existing architectures the adaptation delay of this design is independent of the filter length and has a higher speedup. It is shown that the convergence performance of this design is in par with the conventional LMS algorithm.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
K.R. Santha, V. Vaidehi,