Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
6945442 | Microelectronics Reliability | 2018 | 9 Pages |
Abstract
The soft error rate (SER) due to heavy-ion irradiation of a clock tree is investigated in this paper. A method for clock tree SER prediction is developed, which employs a dedicated soft error analysis tool to characterize the single-event transient (SET) sensitivities of clock inverters and other commercial tools to calculate the SER through fault-injection simulations. A test circuit including a flip-flop chain and clock tree in a 65â¯nm CMOS technology is developed through the automatic ASIC design flow. This circuit is analyzed with the developed method to calculate its clock tree SER. In addition, this circuit is implemented in a 65â¯nm test chip and irradiated by heavy ions to measure its SER resulting from the SETs in the clock tree. The experimental and calculation results of this case study present good correlation, which verifies the effectiveness of the developed method.
Keywords
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
Yuanqing Li, Li Chen, Issam Nofal, Mo Chen, Haibin Wang, Rui Liu, Qingyu Chen, Milos Krstic, Shuting Shi, Gang Guo, Sang H. Baeg, Shi-Jie Wen, Richard Wong,