Article ID Journal Published Year Pages File Type
543267 Microelectronic Engineering 2009 5 Pages PDF
Abstract

Macroporous silicon is developed in p-type substrates in order to extend the active surface area of the electrodes in a silicon integrated capacitive element. Some laboratory prototypes with a 3D architecture and Si/SiO2/PolySi layers have been developed. The contribution of the surface enlargement to the final capacitance is analyzed by comparing it with a 2D planar reference capacitive device. By this method, a capacitance gain of 2400% has been obtained at low frequencies with a capacitance density of 180 nF/cm2. Based on the physical microstructure, an equivalent electrical circuit of the porous capacitive element is proposed and its electrical behavior discussed.

Related Topics
Physical Sciences and Engineering Computer Science Hardware and Architecture
Authors
, , ,