Article ID | Journal | Published Year | Pages | File Type |
---|---|---|---|---|
544579 | Microelectronic Engineering | 2011 | 5 Pages |
Abstract
This work addresses parasitic substrate coupling effects in 3D integrated circuits due to Through Silicon Vias (TSV). Electrical characterizations have been performed on dedicated test structures in order to extract electrical models of substrate coupling phenomena when RF signals are propagated in TSV. A good compatibility between RF measurements and RF simulations allows validating modeling tools for predictive studies. Next, parametric studies are performed in order to study impact of TSV design and materials on substrate coupling noise.
Related Topics
Physical Sciences and Engineering
Computer Science
Hardware and Architecture
Authors
E. Eid, T. Lacrevaz, C. Bermond, S. Capraro, J. Roullard, B. Fléchet, L. Cadix, A. Farcy, P. Ancey, F. Calmon, O. Valorge, P. Leduc,