Investigation of different methods for isolation in through silicon via for 3D integration

3D integration is now a realistic, mainstream solution to tackle the issue of device scaling and achieve decreased RC delay times and reduced power consumption, by using through-silicon-vias (TSV). In this architecture, a via liner performs multiple functions as an insulator, a Cu diffusion barrier and an adhesion promoter. The dielectric layer is the key element in fulfilling the electrical requirements for TSV when a high aspect ratio of more than 5:1 is used. This paper presents a new methodology for creating a dielectric liner by using a dual plasma-enhanced/high-pressure chemical vapour deposition (PE/HPCVD) layer of SiO2 to produce a better 3D integration solution than today’s commonly used SiO2 deposition process.

Graphical abstractFigure optionsDownload full-size imageDownload as PowerPoint slideHighlights► SiO2 dielectric layers were deposited in 10:1 aspect ratio TSVs at low temperatures. ► Deposition was performed in a 300 mm AltaCVD© reactor. ► Processes used: PECVD, HPCVD and a combination of these two in a single recipe. ► HPCVD process showed much better conformability than PECVD. ► Stacked PE + HPCVD allows both good conformality and dielectric performance.