Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms
Keywords: Digital VLSI; CMOS logic circuits; Optimization; Logical effort theory; Heuristic algorithms; Power-delay-area product;