THE INFLUENCE OF THE LOGIC MINIMIZATION ON THE COMPLEXITY OF CIRCUITS REALIZED AS A PART OF GATE ARRAYS AND CUSTOM VLSI

The influence of various procedures of Boolean function system minimization on the complexity of regular circuits of programmable logic arrays and irregular circuits that are synthesized in the design library of Gate Array, is investigated experimentally.