An FPGA-based coprocessor for real-time fieldbus traffic scheduling-architecture and implementation

The paper starts by discussing the scheduling problem being addressed. It describes then the coprocessor functionality and architecture, highlighting important design decisions, and its latest implementation. Finally the coprocessor performance evaluation is presented.