کد مقاله کد نشریه سال انتشار مقاله انگلیسی نسخه تمام متن
1713008 1013212 2008 8 صفحه PDF دانلود رایگان
عنوان انگلیسی مقاله ISI
Design and simulation of a Torus topology for network on chip*
موضوعات مرتبط
مهندسی و علوم پایه سایر رشته های مهندسی کنترل و سیستم های مهندسی
پیش نمایش صفحه اول مقاله
Design and simulation of a Torus topology for network on chip*
چکیده انگلیسی
Aiming at the applications of NOC (network on chip) technology in rising scale and complexity on chipsystems, a Torus structure and corresponding route algorithm for NOC is proposed. This Torus structure improvestraditional Torus topology and redefines the denotations of the routers. Through redefining the router denotationsand changing the original router locations, the Torus structure for NOC application is reconstructed. On the basisof this structure, a dead-lock and live-lock free route algorithm is designed according to dimension increase. SystemC is used to implement this structure and the route algorithm is simulated. In the four different traffic patterns, average, hotspot 13%, hotspot 67% and transpose, the average delay and normalization throughput of this Torusstructure are evaluated. Then, the performance of delay and throughput between this Torus and Mesh structure iscompared. The results indicate that this Torus structure is more suitable for NOC applications.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Journal of Systems Engineering and Electronics - Volume 19, Issue 4, August 2008, Pages 694-701
نویسندگان
, , ,