کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
446524 | 1443203 | 2010 | 5 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
A direct digital frequency synthesizer based on ROM free algorithm
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
شبکه های کامپیوتری و ارتباطات
پیش نمایش صفحه اول مقاله

چکیده انگلیسی
An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper. The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification.The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0.18μm technology is adopted in the cell-based library implementation. The simulated power efficiency is 0.041 mW/MHz averaged for 0.18μm technology. The gate count is about 5384 calculated using the design compiler. The maximum clock frequency can reach to 225 MHz.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: AEU - International Journal of Electronics and Communications - Volume 64, Issue 11, November 2010, Pages 1068–1072
Journal: AEU - International Journal of Electronics and Communications - Volume 64, Issue 11, November 2010, Pages 1068–1072
نویسندگان
Shu-Chung Yi,