A new automated design and optimization method of CMOS logic circuits based on Modified Imperialistic Competitive Algorithm

Graphical comparisons for different methods according to performance factor (area × propagation delay).