Shared Memory Networks On Chip Architecture

In this paper an algorithm guaranteeing the sequential consistency of shared memory in Networks on Chip (NoC) is presented. The system executing the proposed algorithm is modeled as a mesh NoC where each node realizes a portion of shared-memory-intensive concurrent computation. We propose a few slight architectural improvements that, according to our experimental results, positively amend the shared memory access time.