کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
720947 | 892304 | 2009 | 6 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Multi-Level Implementation of Asynchronous Logic Using Two-Level Nodes
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
موضوعات مرتبط
مهندسی و علوم پایه
سایر رشته های مهندسی
مکانیک محاسباتی
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
A novel synthesis method of a dual-rail asynchronous multi-level logic is proposed. The logic is implemented as a monotonous multi-level network of minimized AND-OR nodes together with the completion detection logic. Each node is a hazard-free structure. It is achieved based on the product term minimization constraint that the authors have formulated and proved in their previous paper. The MCNC and ISCAS benchmark sets were processed and the area overhead with respect to the synchronous implementation was evaluated. Then the implementation complexity of the proposed method and a state-of-the-art method based on the duplication of every gate was compared. A considerable improvement was obtained.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: IFAC Proceedings Volumes - Volume 42, Issue 21, 2009, Pages 178-183
Journal: IFAC Proceedings Volumes - Volume 42, Issue 21, 2009, Pages 178-183