Retargetable code generation for application-specific processors
Keywords: 68Q10; 68Q20; 68Q25; Instruction level parallelism; Retargetable compiler; DSP; VLIW; Processor architecture;