
A novel automatic test pattern generator for asynchronous sequential digital circuits
Keywords: Automatic test pattern generation; Asynchronous circuit; Hazard; Stuck-at fault; State justification; Sequential fault propagation