
A two-phase design space exploration strategy for system-level real-time application mapping onto MPSoC
Keywords: Computer-aided design; Performance analysis; MP-SoC design; Experimentation; System-level design space exploration; Mapping strategy