Minimizing write operation for multi-dimensional DSP applications via a two-level partition technique with complete memory latency hiding
Keywords: تاخیر حافظه; Chip multiprocessor (CMP); Memory latency; Multi-dimensional DSP application; Partition technique; Schedule length; Scratchpad memory (SPM); Write operation