A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations
Keywords: Reconfigurable processor; Floating-point; Fast Fourier transform (FFT); Discrete cosine transform (DCT); Area-efficient; High-speed