
High-level parameterizable area estimation modeling for ASIC designs
Keywords: Gate-count estimation; Architecture exploration; VLSI circuits; Integrated circuit modeling; System-on-chip