Ultra low energy design exploration of digital decimation filters in 65 nm dual-VT CMOS in the sub-VT domain
Keywords: Energy dissipation; Ultra low power; Decimation filters; Half band filters; 65 nm; Sub-threshold; CMOS; Unfolding; Wireless devices; Implantable devices