Stacked Dual Oxide Nano MOS Parameter Optimization For 3-D IC Realization

With advent of nano technology, a threshold voltage of a MOSFET can be engineered. In order to increase the packing density of the transistors on multicore processor/SOC with FPGA and processor, and 3-D IC realization, stacking of materials are necessary with lesser parasites like capacitance, voltage drop etc. In this paper, we present Silicon as a base material and metal like TiN (Titanium Nitride) as top layer is analyzed. The parameters of the different stacked materials are optimized to achieve required CStack (Stack Capacitance) and VTh. It is used explore the behavior of dual oxide MOS parameters like oxide material, electron affinity, bandgap, dielectric constant, and thickness.