Optimization-based power and thermal management for dark silicon aware 3D chip multiprocessors using heterogeneous cache hierarchy

(A preliminary short version of this work was presented in the 18th Euromicro Conference on Digital System Design (DSD), 2015.)