Implementing Double Error Correction Orthogonal Latin Squares Codes in SRAM-based FPGAs

• A method for optimizing ECCs for Xilinx FPGAs is proposed.
• Orthogonal Latin Square Codes (OLS) are taken into consideration for implementation.
• Synthesis and error injection testing are conducted for investigating effects of optimization.

This paper studies the implementation of Double Error Correction Orthogonal Latin Squares (OLS) in Xilinx Field Programmable Gate Arrays (FPGAs). Several existing options to implement the decoder are considered and evaluated. The results show that the decoder complexity can be significantly optimized by appropriately selecting the implementation that is better suited to the internal FPGA structure. A new implementation tailored for the FPGA structure is proposed, which has a more efficient physical resource utilization compared with the existing ones. It is shown that the improvement on resource utilization is also highly correlated with the soft error vulnerability. The proposed decoder scheme has a reduced soft error cross section compared with other implementations. Based on these results, it seems that optimizing the ECC implementation for FPGAs can be effective and may be useful for other codes.