کد مقاله کد نشریه سال انتشار مقاله انگلیسی نسخه تمام متن
6879566 1443116 2018 10 صفحه PDF دانلود رایگان
عنوان انگلیسی مقاله ISI
Multi-phase low-noise digital ring oscillators with sub-gate-delay resolution
ترجمه فارسی عنوان
نوسانگرهای حلقه دیجیتال چند مرحله ای کم صدا با رزولوشن تاخیر زیر دروازه
کلمات کلیدی
اسیلاتورهای حلقه بهنگام نوسانگرهای چند فاز، نوسانگرهای متصل وضوح زمان، نویز فاز، جیرت،
موضوعات مرتبط
مهندسی و علوم پایه مهندسی کامپیوتر شبکه های کامپیوتری و ارتباطات
چکیده انگلیسی
Multi-phase oscillators are often required to generate multiple clock phases with high frequency, high resolution and low-phase noise. This paper deals with self-timed ring oscillators (STROs), which are a promising solution for designing multi-phase clock generators. In STROs, the phase resolution can be adjusted as fin as desired by simply increasing its number of stages without frequency drop, and this resolution is not limited by the gate delay. In addition, different oscillation frequencies can be obtained by the same STRO depending on its initialization. Thanks to this configurability, 1/N (-10·log(N)dB) phase noise reduction is obtained at the cost of higher power consumption when the number of stages is increased N times, while keeping the same oscillation frequency. Moreover, clock jitter in STROs is reduced to the minimum and unavoidable component due to the white noise. Two test-chips have been designed and fabricated in STMicroelectonics CMOS 65 nm and in AMS 350 nm. Most of the measurements are perfectly in accordance with our theoretical claims.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: AEU - International Journal of Electronics and Communications - Volume 84, February 2018, Pages 74-83
نویسندگان
, , , , ,