کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
6946189 | 1450522 | 2017 | 11 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Peak temperature reduction by optimizing power density distribution in 3D ICs with microchannel cooling
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
پیش نمایش صفحه اول مقاله
![عکس صفحه اول مقاله: Peak temperature reduction by optimizing power density distribution in 3D ICs with microchannel cooling Peak temperature reduction by optimizing power density distribution in 3D ICs with microchannel cooling](/preview/png/6946189.png)
چکیده انگلیسی
Liquid cooling with microchannels is a very attractive idea for 3D ICs which could help solving the problem of ever-increasing power dissipation due to its good cooling efficiency and potential scalability. However, this cooling method has some very different properties compared to the well-understood forced air convection. In particular, its cooling efficiency with respect to power variations in the chip is still not completely analyzed. Therefore, in this paper a thorough study of microchannel cooling efficiency as a function of intra- and interlayer power consumption variability is presented. We use a finite element method analysis to run a coupled thermo-fluidic simulation of a dedicated 3D chip model. An analytical analysis is also provided which calculates analytically the optimal power density profile along the channel. Then, steps necessary for finding the optimal power distribution for chip units are proposed. It is also shown that by appropriately managing the power density according to the proposed methodology, it is possible to significantly reduce the peak chip temperature. In particular, for a 3D chip including Intel's i7-6950X 10-core processor, a temperature reduction of 8.9 °C was achieved by a proper orientation of microchannels and another 5.8 °C reduction was obtained by optimally distributing power consumption between processor cores.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Reliability - Volume 79, December 2017, Pages 488-498
Journal: Microelectronics Reliability - Volume 79, December 2017, Pages 488-498
نویسندگان
Piotr ZajÄ
c, Cezary Maj, Andrzej Napieralski,