
Fault-tolerant TMR and DMR circuits with latchup protection switches
Keywords: Single event effect; Fault tolerance; Triple and double modular redundancy; Latchup protection switch; ASIC design